60 Co γ -ray irradiation experiments and electrical modeling of TSVs in 3D ICs *

Bo Liang,¹ Jin-Hui Liu,^{1,†} Yu-Xiong Xue,² Gang Liu,¹ Quan Wang,¹ and Wu-ying Ma³

¹School of Computer Science and Technology, Xidian University, Xi'an, 710071, China

²College of Electrical, Energy and Power Engineering, Yangzhou University, Yangzhou, 225127, China

³National Key Laboratory of Intense Pulsed Radiation Simulation and Effect,

Northwest Institute of Nuclear Technology, Xi'an, 710024, China

Three-dimensional (3D) integration using through-silicon vias (TSVs) has emerged as a critical technology for extending Moore's Law as transistor scaling approaches physical limits. However, ensuring the electrical reliability of TSVs in radiation environments remains a significant challenge. This study investigates the impact of total ionizing dose (TID) irradiation on TSV transport performance and parasitic electrical parameters. Three types of test samples with varying sizes and TSV arrangements were fabricated and subjected to 60 Co γ -ray irradiation to measure S-parameters across different doses. A TID-dependent equivalent circuit model was developed and optimized using the Advanced Design System (ADS) to quantify the impact of TID on electrical parameters and material properties. Experimental results reveal that increasing irradiation doses lead to higher insertion loss, narrower -1 dB bandwidths, and greater group delay. Additionally, TID compresses the frequency response distribution dependent on design parameters, shifting S-parameter variations to lower frequencies. These effects are attributed to TID-induced changes in the silicon substrate, filler material, and oxide layer. The findings provide valuable insights into TSV behavior under irradiation exposure and offer a foundation for designing radiation-hardened 3D integrated circuits (ICs) for aerospace and other high-reliability applications.

Keywords: Total ionizing dose, Through silicon via, S-parameters, Equivalent circuit model, Electrical parameters

I. INTRODUCTION

With Moore's Law nearing its limits in transistor size and 3 wafer manufacturing [1], the demand for high-performance 4 chips continues to grow, driven by advancements in infor-5 mation technology and emerging industries. In aerospace 6 applications, these chips face critical challenges, includ-7 ing constrained interconnect bandwidth, integration density, 8 and power consumption [2-4]. Post-Moore's Law, three-9 dimensional (3D) integration technologies have been pro-10 posed, including active integrated circuit (IC) 3D integration, 11 2.5D integration using passive silicon or glass interposers, 12 and heterogeneous chip integration [5, 6]. Among these, 13 through silicon via (TSV) technology, a vertical interconnec-14 tion method, has become pivotal for extending Moore's Law. TSVs offer significant advantages, such as reduced intercon-16 nect distances, lower power consumption, increased package density, and support for device miniaturization and multifunctionality [7–9]. 18

Although TSV technology provides significant advantages for high-performance chips, ensuring their electrical reliability in radiation environments remains a critical challenge. Understanding the impact of total ionizing dose (TID) on TSV behavior is crucial for advancing 3D ICs, particularly in aerospace applications requiring radiation-hardened designs [10–13]. A TSV comprises a vertical metal interconnect (typically copper) passing through a silicon substrate, surrounded by an insulating dielectric layer (commonly SiO₂)

28 to prevent copper ion diffusion into silicon. This configu-29 ration forms a metal-oxide-semiconductor (MOS) structure, 30 which is highly sensitive to ionizing radiation, necessitating 31 rigorous evaluation for aerospace applications [14–22].

Multiple studies on the TID effect in MOS structures have shown that γ -ray irradiation induces charge trapping and 34 accumulation in the oxide layer, resulting in leakage cur-35 rents [23-26]. These leakage currents, along with MOS 36 capacitance changes, contribute to signal delays and power 37 losses in TSVs. Zeng et al. demonstrated that positive charges 38 trapped in the oxide layer increase leakage currents and re-39 duce the coupling capacitance in TSV arrays [27, 28]. Tian 40 et al. examined the affects of high-energy heavy ion irradi-41 ation on TSVs, simulating the electrical performance of sil-42 icon dielectric layers subjected to varying ion energies [29]. Li et al. predicted that TSV processes alter the charge trap-44 ping behavior in the gate oxide layer, though experimental 45 results indicated minimal impact [30]. Combined experimen-46 tal and simulation approaches revealed a dose-dependent left-47 ward shift in capacitance-vlotage (C-V) curves after irradia-48 tion [31, 32], correlating with degraded TSV performance, 49 particularly a decline in the S_{21} parameter. Yang et al. developed a one-dimensional (1D) model using finite element analysis in COMSOL Multiphysics to further explore TID effects on TSVs [33]. Their simulations, validated by component design and irradiation experiments, revealed nonlinear TID effects on TSV devices. Specifically, the S_{21} parameter worsened with increasing irradiation dose, although the magnitude of S_{21} variation diminished at higher doses.

Focusing on the dielectric loss of SiO_2/Si heterostructures, 8 Ref. [34] investigates the impact of TID irradiation on the alternating current (AC) characteristics of TSVs. The study found that irradiation induced a dielectric loss peak in TSVs, which shifted to lower frequencies with increasing irradiation doses. Using the Maxwell-Wagner interfacial relaxation model, the study attributes this loss to the formation of bound-

^{*} This work was supported by the special fund of the State Key Laboratory of Intense Pulsed Radiation Simulation and Effect (No.:SKLIPR2011), National Natural Science Foundation of China (Grant No.:U22B2044) and National Key Research and Development Program of China (Grant No.:2022YFB4401303)

[†] Corresponding author, jhliu@mail.xidian.edu.cn




Fig. 1. (a) Top-view of sample A, (b) top-view of sample B, (c) top-view of sample C, (d) bottom-view of sample A, (e) bottom-view of sample B, (f) bottom-view of sample C, (g) 3D view of sample A, (h) 3D view of sample B, and (i) 3D view of sample C. These 3D views show the signal pathways of the TSV sample. The bottom EMC is used to support the sample. The objects are not drawn to scale.




Fig. 2. Distribution of STSV with surrounding GTSVs: (a) Sample A and C and (b) Sample B. These distributions are used to calculate $p_{\text{TSV.Total}}$.

ary oxide traps (BTs). Similarly, Ref. [35] reported that 60 Co 95 9 -ray irradiation on dual-channel and array TSV test chips led to a reduction in parasitic MOS capacitance and signal transmission efficiency at higher doses. The analysis revealed that TID-induced oxide and interface state trap charges lower the flat-band voltage, resulting in impedance discontinuities and

ro signal integrity (SI) issues. These findings highlight the im portance of developing predictive models to account for the
 degradative effects of TID on signal quality.

Existing studies on TID effects in TSVs have primarily focused on direct current (DC) leakage current and the voltage (I-V) and C-V characteristics, AC behavior, and scattering parameters. While these studies provide valuable insights, critical aspects such as the relationship between frequency response, group delay, and design parameters under TID remain underexplored. Furthermore, the interplay between parasitic electrical parameters and material properties under TID has not been fully investigated.

This paper addresses these gaps by quantifying the impact of TID on parasitic electrical parameters and material properties in TSV channels. Additionally, a predictive S-parameter model is developed to relate TSV design parameters to TID-induced material property changes. The findings contribute to the development of more reliable and radiation-hardened 3D ICs, particularly for aerospace applications. The manuscript is organized as follows: Sec. II describes the design of three types of TSV samples with bumps and redistribution layers (RDLs), along with the conditions for the 60 Co γ -ray irradiation experiment. In Sec. III, the scattering parameters, -1




Fig. 3. (a) Cross-section view along the red dashed line of Figs. 1(d)-(f) and (b) Bottom view of a single TSV in Fig. 2(a). The objects are not drawn to scale.

TABLE 1. Design parameters of TSV samples.

Sample	Fixed parameters (µm)							Variable parameters (μm)			
	$\overline{r_1}$	r_2	r_3	h_{TSV}	h_{Bump}	$w_{ m SRDL}$	$h_{ m RDL}$	$p_{ m STSV}$	$p_{\mathrm{TSV_Total}}$	$l_{ m SRDL}$	FMSS
sample A								500	$2(1+\sqrt{2}+\sqrt{5})p_{TSV}$	1700	Silicon
sample B	35	35.5	50	200	25	75	7.5	1000	$2(1+2\sqrt{2})p_{TSV}$	2200	Silicon + EMC
sample C								500	$2(1+\sqrt{2}+\sqrt{5})p_{\mathrm{TSV}}$	2200	Silicon + EMC

97 model, the TID-dependent parasitic parameters are extracted, $_{117}$ in Figs. 1(g) - (i). 98 and the influence of the TID effect on material properties is 99 quantified. This leads to the development of an S-parameter prediction model for the TID effect in relation to TSV design parameters and material properties. The paper concludes in 102 Sec. V.

TSV SAMPLE DESIGN AND EXPERIMENTS SETUPS 103

Heterogeneous integration in 3D ICs combines vertical in-104 105 terconnections (bumps) with horizontal routing (RDLs). A 106 comprehensive analysis of TSVs must therefore consider both 107 the TSVs and their interactions with these components, as 109 performance.

TSV Sample Design

110

112 sizes and layouts were designed. Top and bottom views of 138 layer radius, r_3 the bump radius, $h_{\rm TSV}$ the TSV height, and

93 dB bandwidths, frequency responses dependent on design pa- 113 the samples are shown in Figs. 1(a) – (f). Sample A measures ₉₄ rameters, and group delays are analyzed based on experimen- ₁₁₄ $1800 \times 1075 \ \mu m$ and includes six GTSVs, while Samples ₉₅ tal results under γ -ray irradiation. Sec. IV presents the equiv- ₁₁₅ B and C share identical dimensions (2300 \times 1075 μ m) and 96 alent circuit model for the TSV channel. Using the validated 116 include twelve GTSVs each. Their 3D views are illustrated

> Measuring TSV S-parameters on a bare wafer is challenging due to the TSV ports being located at opposite ends of the 120 wafer. To address this, ground RDLs (GRDLs) connect the $_{\mbox{\scriptsize 121}}$ top and bottom ports of all grounded TSVs (GTSVs) to ensure 122 consistent grounding across the array. Similarly, signal RDLs 123 (SRDLs) link the bottom ports of signal TSVs (STSVs), en-124 abling signal transmission between two STSVs through their 125 respective bumps.

Although all three types of TSV samples feature the same number of GTSVs surrounding a single STSV, their arrangements differ. The shielding effect provided by the GTSVs is influenced by the pitch between the GTSV and the STSV [36– 130 40]. This total pitch, denoted as p_{TSV_Total} , quantifies the they are critical for signal transmission and overall system 131 shielding effect. According to the schematic in Fig. 2, $p_{\rm TSV_Total}$ is calculated as $2(1+\sqrt{2}+\sqrt{5})p_{\rm TSV}$ for samples 133 A and C, and $2(1 + 2\sqrt{2})p_{TSV}$ for sample B.

The cross-section along the red dashed lines in Figs. 1(d) - (f) is shown in Fig. 3(a), while Fig. 3(b) illustrates the 136 bottom view of a single TSV embedded in a silicon substrate. Three types of TSV samples with varying bump and RDL 137 In this diagram, r_1 represents the TSV radius, r_2 the oxide 140 fixed design elements in this study. Variable parameters were 184 were averaged across three identical samples for each mea-141 also introduced to enable controlled analyses and to explain 185 surement. variations in the experimental results.

As shown in Fig. 1, samples A and C share the same STSV pitch $(p_{\rm STSV})$ but differ in their SRDL lengths $(l_{\rm SRDL})$. Conversely, samples B and C have the same SRDL length but dif-146 fer in $p_{\rm STSV}$. Consequently, $p_{\rm TSV_Total}$, $p_{\rm STSV}$, and $l_{\rm SRDL}$ 187 were defined as variable parameters. In addition, in sample where the filler material between the STSVs (FMSS) is silicon. In contrast, in samples B and C, the STSVs are on separate silicon substrates, with an epoxy molding compound (EMC) layer providing isolation. A summary of the design parameters is presented in Table 1.

B. TID Experiments Setups

154

Irradiation experiments were performed using a 60 Co γ -155 156 ray source at the Northwest Institute of Nuclear Technology, with a dose rate of 50 rad(Si)/s. Dose levels were set at 60, 158 120, and 180 krad(Si). All TSV samples were irradiated without any applied bias. A total of 27 samples were prepared, with nine allocated to each of the three TSV types (labeled A1#-A9#, B1#-B9#, and C1#-C9#). For each TSV type, 162 three samples were irradiated at each dose level. A summary of the experimental conditions is presented in Table 2.

TABLE 2. Experimental conditions of TID irradiation.

Conditions	Value				
Radiation sources	⁶⁰ Co				
Dose rate	50 rad(Si)/s				
Dose point	60 krad(Si), 120 krad(Si), 180 krad(Si)				
Temperature	25°C				
Measurement equipment	Microwave probe stations and vector network analyzer				

Signal transmission begins at the test pad located on one 216 side of the top SRDL and propagates to the upper surface 217 magnitudes of -1.87, -2.06, -2.19, and -2.27 dB for doses signal-ground (GSG) test pad alongside adjacent GRDLs, as 225 and silicon for better isolation. shown in Figs. 1(a) - (c), (g) - (i). The SRDLs and GRDLs 226 are separated by an EMC layer on the same plane.

rors associated with conventional soldering and simplify mea- 229 $p_{TSV,Total}$ increases the conductance (G_{Si}) and capacitance 178 surements. A pair of 150 μ m-pitch GSG probes was mounted 230 ($C_{\rm Si}$) of the silicon substrate ($G_{\rm Si}$ and $G_{\rm Si}$, defined in Sec. 179 on a probe station and connected to a vector network ana- 231 IV A), leading to greater insertion loss [41, 44]. Sample B, 180 lyzer (VNA) via high-frequency cables. The VNA operated 292 despite its larger $p_{\rm STSV}$ (1000 μm compared to 500 μm for 181 across a frequency range of 0.1–25 GHz with a step size of 233 sample C), exhibits higher insertion loss due to its smaller 182 0.1 GHz and a 50 Ω port impedance. To mitigate errors from 234 $p_{\rm TSV~Total}$.

 h_{bump} the bump height. These parameters were predefined as 183 factors such as probe pressure and positioning, S-parameters

III. EXPERIMENTAL RESULTS AND ANALYSIS

This section analyzes the SI performance of three types of 188 TSV samples under γ -ray irradiation, highlighting the influthe two STSVs are located on the same silicon substrate, ence of design parameters and irradiation effects on key met-190 rics such as S_{21} magnitude, -1 dB bandwidth, and group de-

Variation of scattering parameters and -1 dB bandwidth under γ -ray irradiation 193

The insertion loss and -1 dB bandwidth of the TSV samples were evaluated, as shown in Fig. 4. The -1 dB bandwidth is 196 defined as the frequency range up to the maximum frequency 197 at which insertion loss increases by 1 dB relative to the DC

Figs. 4(a) - 4(c) illustrate the S_{21} magnitudes for samples 200 A, B, and C at irradiation doses of 60, 120, and 180 krad(Si). Across the 0.1–25 GHz frequency range, S_{21} magnitude ini-202 tially decreases before increasing. Sample A exhibits a mini- $_{203}$ mum S_{21} of -2.32 dB at 16.7 GHz, sample B reaches -2.31 dB at 13.7 GHz, and sample C shows -1.72 dB at 11.9 GHz. The lowest S_{21} values occur at the highest dose (180 krad(Si)) for $_{206}$ all samples, with overall S_{21} magnitudes decreasing as the 207 irradiation dose increases.

In terms of relative change, sample A shows the largest variation in S_{21} magnitude, decreasing by 0.4 dB at 16.7 GHz 210 as the dose increases from 0 to 180 krad(Si). In contrast, sample B exhibits a smaller reduction of 0.11 dB at 13.7 GHz, while sample C shows a moderate decrease of 0.19 dB at 11.9 213 GHz. Correspondingly, signal transmission efficiency drops 214 by 20.7%, 5.4%, and 12.6% for samples A, B, and C, respec-

At 15 GHz, sample A ($p_{STSV} = 500 \mu m$) exhibits S_{21} of the first STSV. From there, it travels through the TSV to 218 of 0, 60, 120, and 180 krad(Si), respectively. By contrast, its lower surface and is transferred via the bottom SRDL to 219 sample C, with a similar p_{STSV} but different filler material, the lower surface of the second STSV. The signal then passes 220 achieves higher S₂₁ magnitudes (-1.58 to -1.70 dB across the through the second TSV to its upper surface and continues 221 same dose range). Despite sample A's shorter l_{SRDL} , which along the top SRDL to the measurement pad on the opposite 222 typically reduces insertion loss [41–43], its use of silicon as side. The upper surfaces of the two STSVs are connected 223 the FMSS increases crosstalk, degrading signal performance to the sample edges via two top SRDLs, forming a ground- 224 compared to sample C, which uses a combination of EMC

The shielding effect provided by the GTSVs depends on $p_{\mathrm{TSV-Total}}$, calculated as $2(1+\sqrt{2}+\sqrt{5})p_{\mathrm{TSV}}$ for samples A Custom-designed GSG probes were used to minimize er- 228 and C, and $2(1+2\sqrt{2})p_{TSV}$ for sample B (Table 1). A smaller




Fig. 4. S₂₁ magnitude measurement results with dose variation for (a) sample A, (b) sample B, (c) sample C and (d) TID-dependent -1dB bandwidth of TSV samples.

Bandwidth analysis reveals that sample A has the largest 249 doses. Fig. 5 illustrates the S-parameter frequency response, $_{236}$ -1 dB bandwidth before irradiation, while sample B has the $_{250}$ while Fig. 6 highlights the intersection points of S_{21} mag-237 smallest, as shown in Fig. 4(d). As the dose increases to 180 251 nitudes, dividing the frequency range into three bands: low 238 krad(Si), the bandwidths of samples A, B, and C decrease 252 (P1), mid (P2), and high (P3). Increasing irradiation doses 239 by 41.48%, 1.93%, and 21.49%, respectively, reflecting de-253 compress the frequency response distribution, shifting inter-240 teriorated suppression of inter-symbol interference (ISI). No- 254 section frequencies from 6.2 GHz and 19 GHz at 0 krad(Si) 241 tably, after 120 krad(Si), sample C's bandwidth surpasses that 255 to 1.8 GHz and 15.7 GHz at 180 krad(Si). 242 of sample A, demonstrating better ISI suppression at higher 256 243 doses.

B. Variation of frequency response of design parameters-related under γ -ray irradiation

244

To evaluate how design parameters influence frequency re-246 ²⁴⁷ sponse, we analyzed the impact of $p_{\mathrm{STSV}}, p_{\mathrm{TSV_Total}}, l_{\mathrm{SRDL}},$ ²⁶⁴ 248 and the filler material's conductivity (σ_{Fill}) under varying TID 265 $p_{\text{TSV_Total}}$, which theoretically reduces leakage along the sil-

Despite identical p_{STSV} and p_{TSV_Total} values for samples 257 A and C, sample A is expected to exhibit lower insertion loss due to its shorter l_{SRDL} . However, significant crosstalk arises from the integration of STSVs within a single silicon substrate and the use of silicon as the FMSS in sample A. Consequently, sample A demonstrates lower S_{21} magnitudes than sample C in the P2 and P3 bands, where $\sigma_{\rm Fill}$ becomes the dominant factor affecting S_{21} .

When compared to sample B, sample A has a larger




Fig. 5. Frequency response related to design factors of TSV samples at (a) 0 krad(Si); (b) 60 krad(Si); (c) 120 krad(Si) and (d) 180 krad(Si).




Fig. 6. TID-Induced frequency response compression in TSV samples: With increasing dose, P1, P2 and P3 boundaries shift to lower generation frequencies.

 $_{\rm 267}$ smaller $p_{\rm STSV}$ and the use of silicon as the FMSS in sample $_{\rm 268}$ A lead to significant crosstalk, resulting in lower S_{21} magnitudes than those of sample B in the P3 band. Here, $p_{\rm STSV}$ is $_{\rm 270}$ the primary factor influencing the S_{21} magnitude.

In the P1 and P2 bands, sample A, with its shorter $l_{\rm SRDL}$ and larger $p_{\rm TSV_Total}$ compared to sample B, is expected to exhibit higher S_{21} magnitudes, as corroborated by the experimental data in Fig. 5. For samples B and C, although sample B has a larger $p_{\rm STSV}$, which reduces crosstalk, its smaller $p_{\rm TSV_Total}$ increases leakage along the silicon substrate, leading to lower S_{21} magnitudes compared to sample C. Thus, in the P1 and P2 bands, S_{21} magnitude variations are primarily influenced by the combined effects of $l_{\rm SRDL}$ and $p_{\rm TSV_Total}$.

In conclusion, the variation in S_{21} magnitude across different frequency bands is primarily dictated by the design parameters. As the irradiation dose increases, these parameters progressively influence insertion loss, particularly at lower

 $_{266}$ icon substrate and improves the S_{21} magnitude. However, the $_{284}$ frequencies.




Fig. 7. Group delay with dose variation for (a) sample A, (b) sample B, (c) sample C and (d) peak to peak of group delay.

Variation of group delay under γ -ray irradiation

285

IV. ELECTRICAL MODELING OF THE TSV CHANNEL

Group delay, defined as the negative derivative of phase with respect to frequency, as expressed in Eq. (1), reflects phase variations across frequencies. Figs. 7(a) - 7(c) present 288 the group delay for all samples, showing a gradual decrease 289 with increasing frequency (0.1-25 GHz). However, higher 290 TID doses result in significant group delay increases at 15 GHz: 0.3466 ps to 0.4203 ps (21.26%) for sample A, 0.4049 ps to 0.4212 ps (4.03%) for sample B, and 0.2925 ps to 0.3157 294 ps (7.93%) for sample C.

$$\tau = -\frac{\mathrm{d}\varphi}{\mathrm{d}\left(2\pi f\right)} \tag{1}$$

As shown in Fig. 7(d), peak-to-peak group delay also in-299 and degrade SI.

The TSV channel consists of four primary materials: cop-302 per for the TSVs, bumps, and RDLs; silicon for the sub-303 strates; silicon dioxide as a thin insulating layer surrounding 304 the TSVs; and an epoxy molding compound (EMC) as the 305 isolation material. TID irradiation alters the material prop-306 erties, including the conductivity of copper, the conductivity 307 and dielectric constant of the silicon substrate, and the dielec-308 tric constant of the oxide layer. To evaluate the impact of TID 309 irradiation on TSV channel performance, a TID-dependent creases with irradiation dose, indicating greater phase differ- 310 TSV model is required. This model must also account for adences across the broadband spectrum, which exacerbate ISI 311 ditional factors, such as the significantly greater length of the 312 RDLs compared to the height of the TSVs [45, 46].

Symbol	Description	Symbol	Description
$R_{ m RDL_Top}$	Resistance of top RDL	$C_{\mathrm{RDL_Top}}$	Capacitance of top RDL
$R_{ m RDL_Bot}$	Resistance of bottom RDL	$C_{\mathrm{RDL_Bot}}$	Capacitance of bottom RDL
$R_{ m Si_RDL}$	Resistance of top RDL to silicon substrate	$C_{ m Fill}$	Capacitance of top RDL to EMC
$L_{ m RDL_Top}$	Inductance of top RDL	$L_{ m RDL_Bot}$	Inductance of bottom RDL
R_{TSV}	Resistance of TSV	L_{TSV}	Inductance of Top
$C_{ m oxs}$	Capacitance of oxide layer of STSV	$C_{ m oxg}$	Capacitance of oxide layer of GTSV
$R_{ m Si}$	Resistance of silicon substrate	$C_{ m Si}$	Capacitance of silicon substrate
$R_{ m Crosstalk}$	Resistance of crosstalk of STSV-STSV	$C_{ m Crosstalk}$	Capacitance of crosstalk of STSV-STSV
C_{Bump}	Capacitance of bump		

TABLE 3. Description of parameter symbols.




Fig. 8. GSG-type equivalent circuit model of (a) TSV channel and (b) RDL layer for conducting an optimization design in ADS to quantitatively investigate the impact of TID on the electrical param- 349 eters of the TSV channel.

Equivalent circuit Modeling

313

The TSV channel model for the three test sample types is 314 315 shown in Fig. 8(a). It consists of three main components: the top RDL used for probing, the TSV structure, and the bottom RDL serving as an interconnection point. Fig. 8(b) provides a detailed representation of the RDL models at the top and bottom of the TSV. Due to the symmetrical arrangement of the 356 the silicon substrate is expressed as Eq. (4) [41]: RDLs, only one top-layer RDL model is shown in Fig. 8(b).

Both the RDLs and TSVs, made of copper, are represented as a series of resistances and inductances. The TSVs are coated with a thin layer of silicon dioxide, which is modeled as a capacitor. The silicon substrate is modeled as a paral- 358 325 lel network of resistors and capacitors, while the connections 359 A, B, and C are calculated using these equations and the $_{326}$ between GTSVs and STSVs are represented by an RC net- $_{360}$ $p_{\mathrm{TSV,Total}}$ values defined in Fig. 2. For example, the resis-327 work. Crosstalk between STSVs is accounted for using an 361 tances for samples A and C are given by:

additional RC model, highlighted by the red dashed lines in Fig. 8(a). Table 3 summarizes the electrical parameters of the TSV channel model.

Fig. 8(b) also provides a more detailed model of the RDL structure. The SRDL connects the horizontally aligned STSVs, while the GRDL connects the horizontally aligned GTSVs. These components are electrically isolated by an insulating layer, which is represented as a capacitor in the model. Additionally, the top RDL is separated from the silicon substrate by an EMC layer, which is also modeled as a capacitor. To account for the penetration of the electric field into the dielectric layers and the silicon substrate beneath the RDL, the model incorporates the effective conductivity of the silicon substrate.

The RC model for the silicon substrate is defined by Eqs. (2) and (3), where $R_{\rm sub}$ and $C_{\rm sub}$ represent the resistance and capacitance of the substrate between an STSV and the surrounding GTSVs. When mapping this model to the GSG-type equivalent circuit shown in Fig. 8(a), adjustments are made 347 to account for the specific distribution of GTSVs around the 348 STSV.

$$C_{\text{Sub}} = \frac{\pi \varepsilon_0 \varepsilon_{\text{Si}}}{\cosh^{-1}(p_{\text{TSV}}/d_{\text{TSV}})} \times h_{\text{TSV}}$$
 (2)

$$R_{\rm Sub} = \frac{\cosh^{-1}(p_{\rm TSV}/d_{\rm TSV})}{\pi \sigma_{\rm Si} h_{\rm TSV}}$$
(3)

where ε_0 is the permittivity of vacuum, $\varepsilon_{\rm Si}$ is the relative permittivity of silicon (11.9), $\sigma_{\rm Si}$ is the conductivity of silicon $_{353}$ (10 S/m), p_{TSV} is the STSV-to-GTSV pitch (250 μ m), and $_{
m 354}$ $d_{
m TSV}$ is the TSV diameter.

The relationship between capacitance and conductance in

$$\frac{C_{\rm Sub}}{G_{\rm Sub}} = \frac{\varepsilon_{\rm Si}}{\sigma_{\rm Si}} \tag{4}$$

The equivalent resistances and capacitances for samples

Fig. 9. Verification of the equivalent circuit model at 0 krad(Si) for 379 the process of extracting TID dependent electrical parameters and material properties.

$$R_{\rm Si}^{\rm A} = R_{\rm Si}^{\rm C} = (1 + \sqrt{2} + \sqrt{5})R_{\rm sub}$$

with corresponding capacitances:

362

363




Fig. 10. Comparison of S_{21} magnitudes obtained by experiment and the equivalent circuit model. The validated TSV channel models at 0 krad(Si) are employed for extracting the electrical parameters of the equivalent circuit at doses of 60, 120, and 180 krad(Si), as well as determining the variation of material properties with dose based on the extracted electrical parameters coupled with closed-form equations.

$$C_{\rm Si}^{\rm A} = C_{\rm Si}^{\rm C} = \frac{C_{\rm sub}}{1 + \sqrt{2} + \sqrt{5}}$$
 (6)

For sample B:

$$R_{\rm Si}^{\rm B} = (1 + 2\sqrt{2})R_{\rm sub}$$
 (7)

367 And the C_{Si} is calculated as

$$C_{\rm Si}^{\rm B} = \frac{C_{\rm sub}}{1 + 2\sqrt{2}}$$
 (8)

The crosstalk RC model between STSVs is described by Eqs. (9) and (10), where $\varepsilon_{\rm fill}$ denotes the relative permittivity of the FMSS, and $\sigma_{\rm fill}$ represents its conductivity. As illustrated in Fig. 1, for sample A, both STSVs are located within the same silicon substrate. In this configuration, $\varepsilon_{\rm fill}$ is equivalent to $\varepsilon_{\rm Si}$, and $\sigma_{\rm fill}$ is equal to $\sigma_{\rm Si}$. Conversely, in samples B and C, the two STSVs are situated in separate silicon substrates, separated by an EMC layer. For these two samples, $\varepsilon_{\rm fill}$ (value of 3.7) is lower than $\varepsilon_{\rm Si}$, and $\sigma_{\rm fill}$ is significantly lower than $\sigma_{\rm Si}$.

$$C_{\text{Crosstalk}} = \frac{\pi \varepsilon_0 \varepsilon_{\text{fill}}}{\cosh^{-1}(p_{\text{STSV}}/d_{\text{TSV}})} \times h_{\text{TSV}}$$
 (9)

$$R_{\text{Crosstalk}} = \frac{\cosh^{-1}(p_{\text{STSV}}/d_{\text{TSV}})}{\pi \sigma_{\text{fill}} h_{\text{TSV}}}$$
(10)

(5) In GSG-type TSVs, the capacitance ($C_{\rm oxg}$) of the oxide layer in the GTSV was determined through full-wave simulation and is approximately 1.5 times $C_{\rm oxs}$. The value of $C_{\rm oxs}$ was calculated using Eq. (11) [47]. The capacitance models




Fig. 11. Impact of TID on electrical parameters for TSV channel: (a) $C_{\rm Si}$ and $R_{\rm Si}$, (b) $C_{\rm Crosstalk}$ and $R_{\rm Crosstalk}$, (c) $C_{\rm RDL.Top}$, $C_{\rm RDL.Bot}$, $C_{\rm Fill}$, $L_{\rm TSV}$, $L_{\rm RDL.Top}$ and $L_{\rm RDL.Bot}$, (d) $C_{\rm oxs}$, and $C_{\rm Bump}$. The electrical parameters at 0 krad(Si) are calculated by closed-form equations and those at 60, 120, 180 krad(Si) are obtained by optimization design in ADS.

386 are more complex. To compute these capacitances, the con- 401 tion process. The equivalent circuit model shown in Fig. 8 387 formal mapping method is employed, which utilizes the com- 402 was constructed using Advanced Design System (ADS), val-389 Other electrical parameters of the TSV channel were calcu- 404 timized to account for TID effects. The optimization mini-³⁹⁰ lated based on the methodology described in [41].

$$C_{\text{oxs}} = \frac{1}{2} \times \frac{\pi \varepsilon_0 \varepsilon_{\text{ox}} h_{\text{TSV}}}{\ln((r_{\text{TSV}} + t_{\text{ox}})/r_{\text{TSV}})}$$
(11)

 $_{\rm 392}$ where, $\varepsilon_{\rm ox}$ is the dielectric constant of the oxide layer and $t_{\rm ox}$ $_{\rm 411}$ 393 is the thickness of the oxide layer.

391

394

395


Extraction of TID dependent parasitic electrical parameters

396

for the RDL interconnects ($C_{
m RDL-Top}$, $C_{
m RDL-Bot}$, and $C_{
m Fill}$) 400 these parameters varied, necessitating an iterative optimization plete elliptical integral of the first kind, as detailed in [44]. 403 idated under pre-irradiation conditions, and subsequently op-405 mized the mean square error (MSE) between simulated and 406 experimentally measured S-parameters.

> Fig. 10 compares the S_{21} magnitudes obtained from exper-(11) 408 imental measurements and the equivalent circuit model. The 409 MSE values for samples A, B, and C were 0.0177, 0.0222, and 0.0143, respectively. These low MSE values demonstrate a strong correlation between the model and experimental data, validating the accuracy of the proposed TSV channel model.

The optimized design process is illustrated in Fig. 9, which 414 enabled the extraction of electrical parameters for individual 415 TSV samples across various irradiation doses, as shown in 416 Fig. 11(a). As the dose increased, both $C_{\rm Si}$ and $R_{\rm Si}$ exhibited a significant rise for all three sample types, leading to higher At pre-irradiation (dose = 0 krad(Si)), the electrical param- 418 insertion loss. This effect is attributed to reduced impedance eters of the equivalent circuit model were calculated using 419 along the leakage path to the silicon substrate, described by closed-form equations based on device dimensions and ma- $_{420}$ $Z=R+1/j\omega C$ [41]. Consequently, as shown in Fig. 4, 399 terial properties. However, as the irradiation dose increased, 421 insertion loss increased with dose, primarily due to the ele-






Fig. 12. TID-dependent equations for TSV material properties of (a) $\varepsilon_{\rm Si}$ and $\sigma_{\rm Si}$ (b) $\varepsilon_{\rm fill}$, $\varepsilon_{\rm OX}$ and $\sigma_{\rm fill}$. Ignoring the variation of mechanical stresses, the TSV channel dimensions are fixed. The variation of the electrical parameters in Fig. 10 is caused by the changes in material properties (scattered dots) due to the TID radiation. The correlation equation between material properties (dashed lines, dot - dash line and double-dash line) and dose was obtained by polynomial fitting.

vated values of $C_{\rm Si}$ and $R_{\rm Si}$. Similarly, Fig. 11(b) shows that 455 induced changes in material properties. Based on this ob-424 contributing to insertion loss via reduced impedance along 457 Fig. 12 were derived following the process shown in Fig. 9, 425 the leakage path to the FMSS. Notably, the FMSS materials 458 establishing a quadratic relationship between material propsignificantly higher $R_{\text{Crosstalk}}$ for samples B and C.

430 $L_{
m RDL_Top}$, and $L_{
m RDL_Bot}$ were identical across all three sam- 463 irradiation doses. ple types and consistent with the methodology outlined in 464 432 [41]. As the dose increased, all parameters exhibited growth, 465 methodology that integrates design parameters and TID efwith the inductances of the top and bottom RDLs show- 466 fects. This model serves two primary purposes: predict-434 ing more pronounced changes than the other parameters, as 467 ing the frequency response of TSVs under TID irradiation 495 shown in Fig. 11(c). Additionally, Fig. 11(d) shows that both 468 and rapidly generating datasets for training machine learn-436 $C_{
m oxs}$ and $C_{
m Bump}$ increased with dose. Since $C_{
m Bump}$ depends 469 ing models, which will be a focus of our future work. At this 437 on the arrangement of GTSVs surrounding the STSV (Fig. 1), 470 stage, the lack of TID-related data—such as DC, AC, C-V 498 samples A and C, which share the same GTSV configuration, 471 characteristics, impedance measurements, and time-domain 439 showed identical $C_{\rm Bump}$ values.

Analysis of changes in properties of TSV materials under γ irradiation 441

The model validated at 0 krad(Si) in Section IV A is employed to extract the parasitic electrical parameters of the TSV channel under TID radiation, as shown in Fig. 9. Additionally, it facilitates the estimation of TID-induced effects on the material properties of TSV channels through closed-446 form equations. 447

The electrical parameters of the TSV channel include geometric parameters (such as TSV radius, height, and pitch) and material properties (such as dielectric constant and con-483 452 the geometric parameters remain constant, while only mate-455 types of TSV samples under 60 Co γ -ray irradiation, the re-453 rial properties are affected. Consequently, the variations in 486 search demonstrated that TID significantly degrades TSV

 $C_{
m Crosstalk}$ and $R_{
m Crosstalk}$ also increased with dose, further 456 servation, the TID-dependent material properties presented in in samples B and C (EMC and silicon) exhibit lower conduc- 459 erties and irradiation dose. This enhancement transforms the tivity compared to the silicon used in sample A, resulting in 460 calculation of electrical parameters in the TSV model (Fig. 8) 461 from fixed equations to dose-dependent functions, enabling The parameters $C_{
m RDL_Top}$, $C_{
m RDL_Bot}$, $C_{
m Fill}$, $L_{
m TSV}$, 462 the prediction of signal loss in the TSV channel at varying

> The proposed TSV electrical model is developed using a 472 eye diagrams—limits the model. Furthermore, the model 473 does not incorporate electrical stress or process parameters, 474 such as doping, which are crucial for developing a more com-475 prehensive and accurate TSV model. Similar to Ref. [31-476 34], we do not apply a bias during irradiation. However, 477 we are aware that the irradiation effect can be significantly 478 modulated by the bias. Our future work will address these 479 limitations by obtaining the necessary data and incorporating 480 additional parameters to enhance the model and improve its 481 predictive accuracy.

V. CONCLUSION

This study comprehensively analyzed the impact of TID irductivity). In the absence of TID-induced mechanical stress, 484 radiation on TSV channel. By fabricating and testing three 454 electrical parameters shown in Fig. 11 are attributed to TID- 487 electrical performance, increasing insertion loss, narrowing - 489 compression effect on the frequency response was also ob-498 constant in silicon and oxide materials. Despite its success, 490 served, shifting S-parameter changes to lower frequencies. 499 the model's limitations were acknowledged, with directions 491 Key design factors influencing S_{21} magnitude across dif-500 for future research outlined. Overall, this study enhances the 492 ferent frequency bands were identified. To quantify TID- 501 understanding of TID effects on TSVs and provides a theoret-493 induced changes in parasitic electrical parameters and mate- 502 ical foundation for designing reliable and radiation-hardened 494 rial properties, a TID-dependent equivalent circuit model was 503 3D integrated circuits. The findings are particularly relevant 495 developed and validated. The model accurately predicts S-504 for aerospace applications and serve as a valuable resource 496 parameters and offers insights into underlying physical mech-505 for optimizing TSV designs and predicting performance in

488 1 dB bandwidth, and elongating group delay. A TID-induced 497 anisms, such as the alteration of conductivity and dielectric 506 radiation-prone environments.

- 507 Beginning for Information Technology. Comput. Sci. Eng. 19 556 508 (2), 41-50 (2017). doi: 10.1109/MCSE.2017.29 509
- [2] C.H. He, W. Chen, J. W. Han et al., Radiation effects and ra- 558 510 diation hardening technology of new microsystems (in Chi- 559 [13] 511 nese). Sci. Sin. Phys. Mech. Astron. 54 (3), 232001 (2024). 560 512 513 doi: 10.1360/SSPMA-2023-0216
- [3] A.B. Zhang, Y. Li, X. Yao et al., Research Progress of 562 514 Chiplet Integration Technology Based on Through Silicon 563 [14] D.M. Fleetwood, Radiation Effects in a Post-Moore World. 515 Via Interconnection. Electron. Packag. 24 (6), 060110 (2024). 564 516 doi:10.16257/j.cnki.1681-1070.2024.0124 517
- [4] Y.F. Zhao, L. Wang, Development and reflection 566 [15] 518 on aerospace integrated circuit technology (in Chi- 567 519 nese). Integr. Circuits Embed. Syst. 24 (3), 1-5 (2024). 520 http://service.jices.cn/CN/Y2024/V24/I3/1 521
 - [5] H. Zhao, M. Chen, Y. Peng et at., TXV Technology: The cor- 570 nerstone of 3D system-in-packaging. Sci. China Technol. Sci. 571 **65** (9), 2031–2050 (2022). doi: 10.1007/s11431-022-2119-3

522

523

524

525

526

527

529

530

531

532

533

534

536

537

538

539

540

541

543

544

545

- [6] D.M. Fleetwood, Evolution of Total Ionizing Dose Ef- 573 in MOS Devices With Moore's Law Scaling. 574 IEEE Trans. Nucl. Sci. 65 (8), 1465-1481 (2018). doi: 10.1109/TNS.2017.2786140
- L. Bogaerts, Z. El-Mekki, S. Van Huylenbroeck et al., High- 577 Speed TSV Integration in an Active Silicon Photonics Inter- 578 poser Platform. 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Burlingame, 580 CA, USA, 2018, pp. 1-3. doi: 10.1109/S3S.2018.8640164
- S.F. Zhao, G.P. Zhang, C.N. Peng et al., Investigation on the properties and processability of polymeric insulation layers for 583 through silicon via. 2013 IEEE 63rd Electronic Components 584 [20] and Technology Conference, Las Vegas, NV, USA, 2013, pp. 585 81-85. doi:10.1109/ECTC.2013.6575554
- [9] D.W. Kim, L.H. Yu, K.F. Chang et al., 3D System-on- 587 [21] Packaging Using Through Silicon Via on SOI for High- 588 Speed Optcal Interconnections with Silicon Photonics Devices for Application of 400 Gbps and Beyond. 2018 IEEE 590 68th Electronic Components and Technology Conference 591 [22] (ECTC), San Diego, CA, USA, 2018, pp. 834-840. doi: 592 10.1109/ECTC.2018.00129
- Y.F. Zhao, L. Wang, S.G. Yue, X. Yao et al., Development and Considerations for Aerospace Radiation-Hardened 595 547 Integrated Circuit. Aerosp. Shanghai 38 (4), 12-18 (2021). 548 doi:10.19328/j.cnki.2096-8655.2021.04.002 549
- 550 [11] J. Zhu, Y. Yu, F. Hou et al., Through-silicon via tech- 598 [24] nologies for interconnects in RF MEMS. 2009 Sym- 599 551 posium on Design, Test, Integration & Packaging 600 552 of MEMS/MOEMS, Rome, Italy, 2009, pp. 78-80. 553 https://ieeexplore.ieee.org/document/4919493 554

- [1] T.N. Theis, H.S.P. Wong, The End of Moore's Law: A New 555 [12] B.C. Wang, M.T. Qiu, W. Chen et al., Machine learning-based analyses for total ionizing dose effects in bipolar junction transistors. Nucl. Sci. Tech. 33 (131) (2022). doi: 10.1007/s41365-022-01107-w
 - L.L. Ding, H.X. Guo, W. Chen et al., Theoretical Study of Bias Effect on Total Ionizing Dose Irradiation of Ultra-deep Micron MOS Device. At. Energy Sci. Technol. 47 (5), 842-847 (2013). doi:10.7538/yzk.2013.47.05.0842
 - IEEE Trans. Nucl. Sci. 68 (5), 509-545, (2021). doi: 10.1109/TNS.2021.3053424
 - J.R. Schwank, M.R. Shaneyfelt, D.M. Fleetwood et al., Radiation Effects in MOS Oxides. IEEE Trans. Nucl. Sci. 55 (4), 1833-1853 (2008). doi: 10.1109/TNS.2008.2001040
 - 569 [16] T.R. Oldham, F.B. McLean, Total ionizing dose effects in MOS oxides and devices. IEEE Trans. Nucl. Sci. 50 (3), 483-499 (2003). doi: 10.1109/TNS.2003.812927
 - 572 [17] D.M. Fleetwood, Total Ionizing Dose Effects in MOS Low-Dose-Rate-Sensitive Linear-Bipolar Devices. IEEE Trans. Nucl. Sci. 60 (3), 1706-1730 (2013). doi: 10.1109/TNS.2013.2259260
 - Y.X. Xue, [18] Z. Cao, Z.Y. Guo et al., of γ -ray dose rate on total ionization dose for power MOSFET(in Chinese). At. Energy Sci. Tech-42 (5),470-474 (2008).https://yznkxjs.xmljournal.net/cn/article/doi/10.7538/yzk.2008.42.05.0470
 - 581 [19] C. Wang, L. Zhou, A Memristor Emulator Consisting of One MOSFET and Two Diodes. Circuits Syst. Signal Process. 43, 4715–4727 (2024). doi:10.1007/s00034-024-02698-y
 - B.C. Wang, C.X. Tang, M.T. Qiu et al., A machine learning approach to TCAD model calibration for MOSFET. Nucl. Sci. Tech. 34, (192) (2023). doi:10.1007/s41365-023-01340-x
 - G.L. Yue, Z.J. Wang, F.W. Xiang et al., High-frequency Driving Circuit and Loss Analysis of SIC MOSFET Based on Discrete Components. J. Electr. Eng. Technol. 19, 2401-2411 (2024). doi:10.1007/s42835-023-01752-0
 - Y. Ding, W. Liu, W. Bai et al. Modelling of SiC MOSFET power devices incorporating physical effects. J. Power Electron. (2024) doi:10.1007/s43236-024-00912-3
 - P. Wu, L. Wen, Z.Q. Xu et al., Synergistic effects of total ionizing dose and radiated electromagnetic interference on analog-to-digital converter. Nucl. Sci. Tech. 33 (39) (2022). doi: 10.1007/s41365-022-01017-x
 - S. Ashrafi, B. Eslami, Investigation of sensitivity and threshold voltage shift of commercial MOSFETs in gamma irradiation. Nucl. Sci. Tech. 27 (144) (2016). doi: 10.1007/s41365-016-
 - 602 [25] B. Liang, J.H. Liu, X.P. Zhang et al., Total ionizing dose effect modeling method for CMOS digital-integrated circuit. Nucl.

- Sci. Tech. 35 (26) (2024). doi: 10.1007/s41365-024-01378-5
- 605 [26] L. Qian, Z. Zhu, Y. Yang, Theoretical Study of Bias Ef- 656 fect on Total Ionizing Dose Irradiation of Ultra-deep Mi- 657 606 cron MOS Device. Microelectron. J. 43 (2), 128-133 (2012). 658 [38] 607 doi:10.1016/j.mejo.2011.11.0042 608

604

- 609 [27] Q. Zeng, J. Chen, Y. Jin, Effect of Radiation on Reliability of Through-Silicon via for 3-D Packaging Systems. 610 611 IEEE Trans. Device Mat Reliab. 17 (7), 708-712 (2017). doi: 10.1109/TDMR.2017.2749640 612
- 613 [28] Q. Zeng, J. Chen, Y. Jin, Experimental Assessment and Analysis of the Influence of Radiation on Through-Silicon Vias. 665 614 2018 IEEE 68th Electronic Components and Technology Con- 666 615 ference (ECTC), San Diego, CA, USA, 2018, pp. 1164-1169. 667 616 doi: 10.1109/ECTC.2018.00179 617
- W. Tian, T. Ma, X. Liu, TSV Technology and High-Energy 669 618 [29] Heavy Ions Radiation Impact Review. Electronics. 7 (7), 112 670 619 (2018). doi: 10.3390/electronics7070112 620
- [30] K. Li, E. X. Zhang, M. Gorchichko et al., Impacts of 672 [41] J. Kim, J.S. Pak, J. Cho et al., High-Frequency Scalable Elec-621 Through-Silicon Vias on Total-Ionizing-Dose Effects and Low- 673 622 Frequency Noise in FinFETs. IEEE Trans. Nucl. Sci. 68 (5), 674 623 740-747 (2021). doi: 10.1109/TNS.2021.3065563 624
- X.G. Wang, Y. Liu, R.X. Cao et al., Total Ionizing Dose Ef- 676 [42] fect on the 3D Interconnection Structure of Microsystem. 2022 4th International Conference on Microelectronic Devices and 627 Technologies (MicDAT 2022), Corfu, Greece, 2022, pp. 24-29. 628 doi: 10.13140/RG.2.2.19976.60161
- [32] L.H. Yang, Z.M. Li, Y. Fu et al., Study of Total Ion- 681 630 izing Dose on RF Microsystem. 2022 4th International 682 [43] 631 Conference on Microelectronic Devices and Technologies 632 (MiCDAT 2022), Corfu, Greece, 2022, pp. 53-59. doi: 684 10.13140/RG.2.2.19976.60161 634
- idation of Total Ionizing Dose Effect on the TSVs in RF 687 636 Microsystem. Micromachines, vol. 14 (6), 1180 (2023). doi: 688 637 10.3390/mi14061180 638
- G.H. Zhang, Z.H. Yang, X.S. Li et al., Gamma-Ray Irra-639 diation Induced Dielectric Loss of SiO2/Si Heterostructures 691 in Through-Silicon Vias (TSVs) by Forming Border Traps. 692 641 ACS Appl. Electron. Mater. 6 (2), 1339-1346 (2024). doi: 693 642 10.1021/acsaelm.3c01646 643
- W. Hao, C. Rui, C. Qian et al., Study on Total Ionizing Dose Ef- 695 644 fect of Three-dimensional Microsystem Interconnection Struc-645 ture Based on Through-silicon Via. At. Energy Sci. Technol. 58 646 (8), 1789-1796 (2024). doi: 10.7538/yzk.2023.youxian.0771
- 648 [36] X. Cui, M. Luo, O. Lin et al., An Exhaustive Search of the Op- 699 timal 6C Level Static Shielding Scheme for Rectangle TSV Ar- 700 [47] 649 rays. 2018 19th International Conference on Electronic Pack- 701 650 aging Technology (ICEPT), Shanghai, China, 2018, pp. 944-702 651 948. doi:10.1109/ICEPT.2018.8480772 652
- 653 [37] T. Song, C. Liu, Y. Peng et al., Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D 654

- ICs. 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, USA, 2013, pp. 1-7. doi: 10.1145/2463209.2488956
- Y.J. Chang, H.H. Chuang, Y.C. Lu et al., Novel crosstalk modeling for multiple through-silicon-vias (TSV) on 3-D IC: Experimental validation and application to Faraday cage design. 2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems, Tempe, AZ, USA, 2012, pp. 232-235. doi: 10.1109/EPEPS.2012.6457884

660

- 664 [39] R. Fang, X. Sun, M. Miao et al., Characteristics of Coupling Capacitance Between Signal-Ground TSVs Considering MOS Effect in Silicon Interposers. IEEE Trans. Elect. Dev. 62 (12), 4161-4168 (2015). doi: 10.1109/TED.2015.2494538
 - X. Cui, C. Wei, X. Feng et al., Mosaic-3C1S: A Low Overhead Crosstalk Suppression Scheme for Rectangular TSV Array. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 42 (5), 1380-1392 (2023). doi:10.1109/TCAD.2021.3103823
 - trical Model and Analysis of a Through Silicon Via (TSV). IEEE Trans. Compon. Packag. Manuf. Technol. 1 (2), 181-195 (2011). doi: 10.1109/TCPMT.2010.2101890
 - C.C. Sahu, S. Chandrakar, M.K. Majumder, Signal Transmission and Reflection Losses of Cylindrical and Tapered shaped TSV in 3D Integrated Circuits. 2020 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), Chennai, India, 2020, pp. 44-47. doi: 10.1109/iSES50453.2020.00021
 - I. Savidis, S.M. Alam, A. Jain et al., Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits. Microelectron. J. 41 (1), 9-16 (2010). doi: 10.1016/j.mejo.2009.10.006
- 635 [33] L.H. Yang, Z.M. Li, G.B. Shan et al., Modeling and Val-686 [44] S. Piersanti, F. de Paulis, A. Orlandi et al., Impact of Frequency-Dependent and Nonlinear Parameters on Transient Analysis of Through Silicon Vias Equivalent Circuit. IEEE Trans. Electromagn Compat. 57 (3), 538-545 (2015). doi: 10.1109/TEMC.2015.2391911
 - X.T. Chen, X.D. Jian, H.Y. Wang et al., Transmis-[45] sion Characteristics of Long-Chain Through Silicon Via-Redistribution Layer Interconnects. IEEE Trans. Compon. Packag. Manuf. Technol. 19 (9), 1620-1629 (2024). doi:10.1109/tcpmt.2024.3445345
 - Y.M. Zhang, W.C. Tian, H.Y. Wang et al., High-Frequency 696 [46] Transmission Characteristic Analysis of TSV-RDL Interconnects. IEEE Trans. Compon. Packag. Manuf. Technol. 14 (1), 89-97 (2024). doi:10.1109/tcpmt.2023.3343712
 - S. Wang, Q. Wang, Y. Liu et al., Low-loss through silicon Vias (TSVs) and transmission lines for 3D optoelectronic integration. Microelectron. Eng. 238, 111509 (2021). doi: 10.1016/j.mee.2021.111509